




# CSIM's General Blocks Library

Jan 2017

# Outline

- History
- Why General Blocks?
- Advantages
- Disadvantages
- Status
- Library Description
- Example simulations



# History

- The General Blocks library was developed as a replacement for BONEs (Block Oriented Network Simulator)
  - BONEs was developed at the University of Kansas, and was commercially available from ~1988-1999 (Comdisco/Alta/CADence)
  - BONEs was used by a significant community
  - The General Blocks library was initially developed 1999-2002. Significant enhancements have occurred since, and are ongoing.

# Why Use General Blocks?

- Advantages of the General Blocks library
  - Ability to leverage significant residual BONEs expertise, compare known results
  - The block oriented approach (>330 mostly small, simple blocks) enables fine granularity in architecture definition and tracing
  - Extremely flexible; can easily implement new modules that would be more difficult in other model libraries

# Advantages

- Sophisticated models for server resources
  - Priority, preemption, round robin
- Popups provide message details for selected blocks
- Extremely flexible mechanism for representing messages (data\_structs.txt)
- Minimum need to become involved with C code
- Many built-in statistical models and display mechanisms
- Significant upgrades recently to help accelerate the initial design/debug cycle
- Useful for modeling data-processing systems, or other systems (ex. not signal processing), not covered by DFG modeling methods.

# Disadvantages

- Does not inherently separate hardware from software
  - Cannot use DFG (Data Flow Graph) Schedulers.
- Can be computationally inefficient for large models (flip side of *flexible*)
- Oriented toward static topologies
- Not specialized for modelling specific kinds of systems.

# CSIM: an Open Architecture Tool

- CSIM is based upon a “toolbox” approach
  - “CSIM” is actually the assembly of many independent tools and libraries; it is not a monolithic (“stovepipe”) chunk of code
  - The key independent tools/libraries include:
    - CSIM precompiler
    - CSIM kernel library
    - GUI
    - Simview
    - XGraph
    - NumUtils, general\_utils
    - The Model Libraries



# CSIM: an Open Architecture Tool

- CSIM is based upon a “toolbox” approach
  - CSIM leverages the existence of available applications, tools, utilities and standards
    - Minimizes CSIM-specific development, maintenance and documentation (“avoid re-inventing the wheel”)
    - Examples of applications/tools/libraries leveraged
      - Compilers (cc, gcc, etc.)
      - Debuggers (gdb, ddd, etc.)
      - Text editors (vi, emacs, wordpad, textedit, etc.)
      - Libraries (C language, GTK, OpenGL, Motif, OTK, etc.)
      - Graphical viewers/editors (xv, gimp, etc.)
      - Data standards (xml, xpm, etc.)



# Application

- Typically, the General Blocks Library is used to model and simulate networked computer resources to:
  - Identify points of contention
  - Estimate performance limits or bottlenecks
  - Evaluate processor utilizations
  - Evaluate system latencies
  - etc.
- The types of outputs typically obtained include:
  - Scatter plots, histograms and statistical measures of latency data

# Status

- The General Blocks library currently contains more than 330 models in the following groups:
  - \* Arithmetic
  - \* Comparison
  - \* Conversions
  - \* Counters
  - \* Data Type Operations
  - \* Data Structure Access
  - \* Delays
  - \* Execution Control
  - \* File Access
  - \* Generators
  - \* Logical
  - \* Loops
  - \* Memory
  - \* Miscellaneous
  - \* Plot Generation
  - \* Quantity Shared Resource
  - \* Queues And Servers
  - \* Probes
  - \* Queues
  - \* Servers
  - \* Statistics
  - \* Switches
  - \* Timers
  - \* Traffic Generators

# Most Recent Additions

- Additional models have been added to the library
- These new models include:
  - Admin
  - Append\_Route\_List
  - Append\_String
  - Generic\_Batcher
  - Generic\_UnBatcher
  - LockRealTime
  - Num\_to\_String
  - PlotLive
  - PortConvert
  - QSR1
  - QSR2
  - Receiver
  - Router
  - Sender
  - Switch\_5way

# General Blocks Library Devices



## New\_Models

Generic\_Batcher  
Generic\_UnBatcher  
Receiver  
Sender  
PlotLive  
LockRealTime  
QSR1  
QSR2  
Switch\_5way

## Vectors

VCreate  
Setup\_VElem  
VLen  
Access\_Vector  
GVCreate  
Setup\_GVElem  
GVLen  
Access\_GVector

## Traffic\_Generators

Uniform\_PulseTrain  
Poisson\_PulseTrain  
Enabled\_Uniform\_PulseTrain  
Enabled\_Poisson\_PulseTrain  
Enabled\_PulseTrain  
Arbitrary\_PulseTrain

## Timers

Start\_Timer  
Set\_Alarm  
Service\_Timer  
Residual\_Time  
Reset\_Timer  
Cancel\_Timer  
Cancel\_Alarm  
Alarm\_Active

## Switches

True\_N\_Times

## T\_GT\_Startup

T\_GE\_ParamSwitch\_4way  
Switch  
Real\_Within\_Boundaries  
Rand\_Switch\_Param  
Rand\_Switch  
R\_LT\_C  
R\_LE\_C  
R\_GT\_C  
R\_GE\_C  
R\_EQ\_C  
MemorySwitch  
I\_LT\_C  
I\_LE\_C  
I\_GT\_C  
I\_GE\_C  
I\_EQ\_C  
Enabled\_Switch  
Bypass

## Statistical

WeightedMeanAndVariance  
Weighted\_General\_Moments  
Throughput  
Time\_Average  
MeanAndVariance  
Histogram  
Global\_Statistics  
General\_Nth\_Moment  
Find\_Bin  
Dimensioned\_Time\_Average  
Dimensioned\_Ensemble\_Average  
Construct\_TimeAverage\_Stats  
Construct\_Dimensioned\_Stats  
Batch\_Timing  
Batch\_Statistics  
Batch\_Rmin  
Batch\_Rmax  
Batch\_Mean  
Average

## Server\_Resource

SR\_Server\_Utilization\_Probe  
SR\_Server\_Utilization\_Per\_Priority\_Probe  
SR\_Server\_Response\_Probe  
SR\_Server\_Occupancy\_Probe  
SR\_Preempt\_Server\_Utilization\_Probe  
SR\_Preempt\_Server\_Utilization\_Per\_Priority\_Probe  
SR\_Preempt\_Server\_Response\_Probe  
SR\_Preempt\_Server\_Occupancy\_Probe  
Set\_Resource  
Set\_Preempt\_Resource  
Service\_wRoundRobin  
Service\_wPriority\_Preemption  
Service\_wPriority

## QueuesAndServers

FIFOwServers  
MultipleServers  
ParallelQueues  
PQwServers

## Queues

Simple\_LIFO  
Simple\_FIFO  
FIFOwPriority  
FIFO\_wPeek

## QuantityShared\_Resource

Set\_QResource  
FreeBasic  
Free  
ConsumeResourceUnits  
ChangeCapacity  
AllocatePriority  
AllocateParam  
AllocateBasic  
Allocate

## Probes

WriteNow  
ThroughputDelayProbe  
ThroughputVsTimeProbe  
TextualDescriptionProbe  
SystemLatencyProbe  
ScatterPlotZ  
ScatterPlotQ  
ScatterPlot  
SelectFieldProbe  
RealvsTimeProbe  
ProcessTimeLineProbe  
InsertStatFields  
HistogramProbeF2\_F1  
HistogramProbe  
GenericProbe  
GenericHyperGraphProbe  
EventProbe\_with\_Comm  
EventProbe  
CreateCDFfileInit  
CreateCDFfileF2\_F1  
CreateCDFfile  
BatchStatisticsProbe\_f2\_f1  
BatchStatisticsProbe  
BatchNthMomentProbe\_f2\_f1  
BatchNthMomentProbe  
BatchMeanProbe\_f2\_f1  
BatchMeanProbe

## Plot\_Generation

BuildPlot\_Ytime  
BuildPlot\_Yonly  
BuildPlot\_Y  
BuildPlot\_XY  
BuildPlot  
BuildHistogram

## Number\_Generators

UserCDF\_RanGen  
UniformRangenParam  
UniformRangen  
U\_0\_to\_1\_RanGen  
TStop  
TNow  
Rconst  
PoissonRangenParam  
PoissonRangen  
N01\_Rangen  
NormalRangen  
NormalRangenParam  
IU\_Parem  
IU\_NE\_C  
IU\_MinMax\_Param  
IU\_MinMax  
IU  
Iconst  
GammaRangenParam  
GammaRangen  
ExponRanGenParam  
ExponRanGen  
BinomialRangenParam  
BinomialRangen

## Miscellaneous

TimeBetweenTriggers  
SystemCall  
ServiceSetup  
Print\_message  
PrintEnvelope  
Print\_real  
Print\_int  
Dijkstra  
Central\_Uutilities  
Ack\_Setup


# General Blocks Library Devices II



Number_Generators	Memory	PromptFloat	Delays	Counters	Imult
UserCDF_RanGen	WriteMemory	PopUpMessage	FixedProcDelay	UpDownCounterChangeValue	I_mult
UniformRangenParam	RealLocalMem	Navigate_View	FixedAbsDelay	UpDownCounter	I_div
UniformRangen	ReadMemory	MPGraph	AbsDelay	SimpleCounter	I_divprotect
U_0_to_1_RanGen	MultipleBuffers	Hilite_Box		Int_Accumulator	Imod
TStop	Mem_increment	GenericProbePopup		GlobalCount	I_mod
TNow	Mem_decrement	ColorController	Data_Structure_Access	Counter	Iabs
Rconst	LocalMem_wCopy	ColorBox	TypeSwitch	CircularCounter	Imin
PoissonRangenParam	LocalMemRef	Button_box	SelectField	Accumulator	Imax
PoissonRangen	LocalMem		MakeRealDS		Ichs
N01_Rangen	IntLocalMemory		InsertTNow		Igain
NormalRangen	ActiveReadMemory	File_Access	InsertMultipleFieldParams	Conversions	R_add
NormalRangenParam		WriteInfo_Numeric	InsertMultipleTNow	Truncate	R_subtract
IU_Parem	Loops	WriteFile_String	InsertFieldTNow	Round	R_mult
IU_NE_C	Real_Do_Param	WriteFile_Real	InsertFieldParam	Int_to_Real	R_div
IU_MinMax_Param	Real_Do	WriteFile_Field	InsertField		R_divprotect
IU_MinMax	Int_Do_Param	WriteFile_AppendField	Declare_DS		Rsqrt
IU	Int_Do_Param	WriteFile_Int	Create_DS	Comparison	Rabs
Iconst	Int_Do_1_N	ReadFile_String	Coerce_DS	StringEqualsParam	Rmin
GammaRangenParam	Int_Do_0_Nminus1	ReadFile_Real		Set_Equals	Rmax
GammaRangen	Int_Do	ReadFile_Line	Data_Structure_Operations	R_LessThanOrEqual	Rchs
ExponRanGenParam		ReadFile_Int	TypeOf	R_LessThan	Rgain
ExponRanGen	Logical	OpenFileWrite	TypeConst	R_GreaterThanOrEqual	sin_X
BinomialRangenParam	False	OpenFileRead	TypeCompatible	R_GreaterThan	cos_X
BinomialRangen	True	OpenFileAppend	Tequals	R_Equals	tan_X
	Nxor	CloseFile	Split_wDelay	Odd	ln_X
Miscellaneous	Xor		Split3	I_LessThanOrEqualE	exp_X
TimeBetweenTriggers	Nor	Execution_Control	Split	I_LessThan	X_powr_Iconst
SystemCall	Nand	Wrapup	Sink	I_GreaterThanOrEqual	X_powr_Y
ServiceSetup	Not	Terminate	Junction	I_GreaterThan	five_input_expression
Print_message	Or	OneWay	Join	I_Equals	one_input_expression_R
PrintEnvelope	And	OnePulse	Copy2	Even	one_input_expression_I
Print_real		Merge	CopyDS_wDelay		Rlimiter
Print_int	Graphical_Interface	Init	CopyDS	Arithmetic	Ilimiter
Dijkstra	Slider_box	Gate_Switch		Increment	Reciprocal
Central_Uilities	PromptInt	Gate		Decrement	General_Expression
Ack_Setup		Execute_in_order_4		I_add	
		Execute_in_order_3		I_subtract	
		Execute_in_order			
		Control_Signal_Generator			

# Library Configuration

- General Blocks based simulations generally utilize several libraries
- All.sim contains the basic elements (devices) of the General Blocks library.
- Library.sim contains information to group the All.sim models into manageable hierarchical groups
- One or more local libraries, containing module level and sometimes device level models, are generally referenced
- The User's simulation model will reference these libraries



# General Blocks (GB) Files

- *Library.sim* is used to organize the models into logical groupings for display and access by the CSIM gui
- *All.sim* contains the detailed implementation code for all of the models in the distributed GB library
- *data\_structs.txt* contains the definitions for all compound data structures (message definitions) that will be used in simulation
- All simulations will require an *All.sim* and a *data\_structs.txt*; *Library.sim* is optional (although very useful).
- *task\_table.dat* is required for simulations which require the Admin model
- CSIM will provide additional object files.

# Excerpts from Library.sim

- %include \$CSIM\_ROOT/model\_libs/general\_blocks/All.sim
- <DEFINE\_LIBRARY> Counters
  - <MODEL> UpDownCounterChangeValue </MODEL>
  - <MODEL> UpDownCounter </MODEL>
  - <MODEL> SimpleCounter </MODEL>
  - <MODEL> Int\_Accumulator </MODEL>
  - <MODEL> GlobalCount </MODEL>
  - <MODEL> Counter </MODEL>
  - <MODEL> CircularCounter </MODEL>
  - <MODEL> Accumulator </MODEL>
- </DEFINE\_LIBRARY>
- <DEFINE\_LIBRARY> Conversions
  - <MODEL> Truncate </MODEL>
  - <MODEL> Round </MODEL>
  - <MODEL> Int\_to\_Real </MODEL>
- </DEFINE\_LIBRARY>
- <DEFINE\_LIBRARY> Comparison
  - <MODEL> StringEqualsParam </MODEL>
  - <MODEL> Set\_Equals </MODEL>
  - <MODEL> R\_LessThanOrEqual </MODEL>
  - <MODEL> R\_LessThan </MODEL>
  - <MODEL> R\_GreaterThanOrEqual </MODEL>
  - <MODEL> R\_GreaterThan </MODEL>
  - <MODEL> R\_Equals </MODEL>
  - <MODEL> Odd </MODEL>
  - <MODEL> I\_LessThanOrEqualE </MODEL>
  - <MODEL> I\_LessThan </MODEL>
  - <MODEL> I\_GreaterThanOrEqual </MODEL>
  - <MODEL> I\_GreaterThan </MODEL>
  - <MODEL> I\_Equals </MODEL>
  - <MODEL> Even </MODEL>
- </DEFINE\_LIBRARY>
- <DEFINE\_LIBRARY> Plot\_Generation
  - <MODEL> BuildPlot\_Ytime </MODEL>
  - <MODEL> BuildPlot\_Yonly </MODEL>
  - <MODEL> BuildPlot\_Y </MODEL>
  - <MODEL> BuildPlot\_XY </MODEL>
  - <MODEL> BuildPlot </MODEL>
  - <MODEL> BuildHistogram </MODEL>
- </DEFINE\_LIBRARY>
- <DEFINE\_LIBRARY> Number\_Generators
  - <MODEL> UserCDF\_RanGen </MODEL>
  - <MODEL> UniformRangenParam </MODEL>
  - <MODEL> UniformRangen </MODEL>
  - <MODEL> U\_0\_to\_1\_RanGen </MODEL>
  - <MODEL> TStop </MODEL>
  - <MODEL> TNow </MODEL>
  - <MODEL> Rconst </MODEL>
  - <MODEL> PoissonRangenParam </MODEL>
  - <MODEL> PoissonRangen </MODEL>
  - <MODEL> N01\_Rangen </MODEL>
  - <MODEL> NormalRangen </MODEL>
  - <MODEL> NormalRangenParam </MODEL>
  - <MODEL> IU\_Parem </MODEL>
  - <MODEL> IU\_NE\_C </MODEL>
  - <MODEL> IU\_MinMax\_Param </MODEL>
  - <MODEL> IU\_MinMax </MODEL>
  - <MODEL> IU </MODEL>
  - <MODEL> Iconst </MODEL>
  - <MODEL> GammaRangenParam </MODEL>
  - <MODEL> GammaRangen </MODEL>
  - <MODEL> ExponRanGenParam </MODEL>
  - <MODEL> ExponRanGen </MODEL>
  - <MODEL> BinomialRangenParam </MODEL>
  - <MODEL> BinomialRangen </MODEL>
- </DEFINE\_LIBRARY>





# Example Model from All.sim

```
DEFINE_DEVICE_TYPE: R_add
PORT_LIST( in1, in2, out );
DOCUMENTATION:
/*****/
/* The model adds the value of in1 and in2 */
/* Input Ports */
/* in1 Data Type: REAL */
/* in2 Data Type: REAL */
/* Output Ports */
/* out Data Type: REAL */
/* Parameters( none ) */
/*****/
END_DOCUMENTATION.
DEFAULT_ICON( $CSIM_MODEL_LIBS/general_blocks/lcons/2_1.ppm );

DEFINE_THREAD: start_up`
{
Envelope *a, *b;
float x, y; in len;

while (1)
{
RECEIVE( "in1", &a, &len );
x = consume_real(a);
RECEIVE( "in2", &b, &len );
y = consume_real(b);
x = x + y;
a = make_real_envelope( x );
SEND( "out", a, 1 );
}
}
END_DEFINE_THREAD.

END_DEFINE_DEVICE_TYPE.
```

# General Blocks Messages



- Data structures are used to represent messages.
- In the General Blocks Library, there can be several types of messages
  - “Simple” data structures definitions are built-in
    - Int, real, string
  - Compound data structures are defined by the user in the ***data\_structs.txt*** file
    - Assemblies of simple data structures
- Typically, data structures contain several fields:
  - Some may contain information about the message, i.e. message size, message priority, message creation time
  - Others may be used to hold information about the system state, probe data, calculation results, etc.
- Some General Blocks “devices” (i.e. Built-in models) operate with compound data structures
  - Others require specific simple data structures
- User models may require specific compound data structures

# Example *data\_structs.txt*

```
<DEFINE_DATA_STRUCTURES>
```

```
struct Throughput_Delay_DS
{
  real Mean_Delay=0
  real Var_Delay=0
  real Mean_Throughput=0
  real Var_Throughput=0
  int Nsamples
}
```

```
struct Basic_Statistic
{ real mean
  real variance
  real min
  real max
  int Nsamples=0
}
```

```
struct Timing_Packet
{ real Time_Created
  real Intermediate_Time
  real Time_Finished
  int Length
  int Type
}
```

```
struct Event_Data
{ real EVENT_START_TIME=0
  int EVENT_SEQUENCE_NUMBER=0
  int EVENT_TYPE_PARAMS_INDEX=0
  real PREV_LINKED_EVENT_START_TIME=0
  int PREV_LINKED_EVENT_SEQ_NUMBER=0
  int SOFT_RESET_COMMAND=0
  real EVENT_LENGTH_X_100_NSEC=1000
}
```

```
struct Application_Message_Transaction_DS
{ int Application_Message_Type_Code=0
  int Application_Message_Sequence_Number=0
  int Application_Message_Source=0
  int Application_Message_Destination=0
  int Application_Message_Size_Bytes=10
  int Application_Message_Priority=0
  real Application_Message_Create_Time=0
  real Application_Message_Start_XMIT_Time=0
  real Application_Message_Complete_XMIT_Time=0
  real Application_Message_RCV_Complete_Time=0
  real Application_Message_Destination_Time=0
  Event_Data Application_Message_User_Data
  gvec My_Vector_Data
}
```

```
</DEFINE_DATA_STRUCTURES>
```

# Creating Legible Models

- General “rules”
  - Limit the number of boxes to about 15
  - Orient the flow to run top to bottom rather than left to right
  - Maximize use of the available canvas
  - Jog wires to improve signal legibility

# Example of Message Flows

- The compound data structure used here is:

```
<DEFINE_DATA_STRUCTURES>
```

```
struct CompuSys
```

```
{
```

```
char MsgType=Heartbeat
```

```
char StackACK
```

```
char ACK=NoACK
```

```
int NUMBER
```

```
int MsgLENGTH
```

```
int PRIORITY
```

```
real CREATED
```

```
real COMPLETED
```

```
real MEAN
```


```
real EARLIEST
```

```
real LATEST
```

```
real INTERMEDIATE
```

```
}
```

```
</DEFINE_DATA_STRUCTURES>
```



# Data Structures Approach

- The Data\_Type\_Container (Envelope) is the atomic component of data structures for the general blocks library
- Compound data structures are built from linked lists of Envelopes
- Organization of an Envelope:

```
struct Data_Type_Container
{
  int  kind, n1, n2;    /* Type and dimension(s).
*/
  void *data;
  char *variable_name, *type_name;
  struct Data_Type_Container *next, *child;
  int ref_count;
} *DATA_STRUCTURE_DEFINITIONS=0;
```


```
typedef struct Data_Type_Container Envelope;
```

kind
n1
n2
*data
*variable_name
*type_name
*next
*child
ref_count

# Copying Messages

- There are two methods for copying (splitting) messages (data structures)
  - Pass a pointer (very fast)
  - Make a deep copy of the data structure (can be slow)
- Different models use one or the other approach (i.e. Junction uses pointers, Copy\_DS makes a deep copy)
- Deep copying may be required if both copies of the DS will be modified
- Pointer copying may be used if the copy is only being used as a trigger (for example)

# Resources, Servers and Probes




- The properties of a Resource (i.e. CPU) are defined using a Set\_Resource device
- Many (i.e. hundreds) of Servers (i.e. Service\_wPriority\_Preemption) may be mapped to a single Resource
- An individual Server is often used to represent the execution of a particular piece of software
- The correlation between resources, servers and probes is set by the ResourceID attribute
- Up to four Probes (as shown) may be attached to a given Resource
- The Utilization probes output two files:
  - Batched and global utilization
- The other probes each output four files:
  - Batched and global average
  - Batched and global peak



# Examples


- “Histogram testcase”
  - Objective:
    - Need to run many Monte Carlo iterations of a simulation
    - Need to collect latency statistics (min, mean and max) for four point pairs (12 data points per iteration)
    - Need to identify the global min, mean and max for each
    - Need a histogram of the complete data set for one of the point pairs
    - Need to generate all required output fully automatically
  - Approach:
    - Use the Iterator to run iterations and collect min, mean and max
    - Use a separate “simulation” to (redundantly) collect min, mean and max
    - Use another separate “simulation” to assemble a global histogram
    - Tie together with several scripts
    - Demonstrate some “unusual” applications of a CSIM model

# Block Diagram of "hist\_test"



# Using General Blocks as a Visual Programming Environment

- This CSIM “model” reads four files (scatter plot data), calculates the min, mean and max values for each, and appends the results onto other files.



# The Phases of Development



- **Phase 1: Initial Model Development/Debug**
  - Graphical display can be extremely valuable in facilitating verification and debug
- **Phase 2: Data Generation and Analysis**
  - Usually, data generation (i.e. Monte Carlo) is most effectively completed using automated, non-graphical methods
  - Analysis of the collected data usually utilizes graphical methods (plotting, graphing, etc)
- **Phase 3: Results presentations/marketing**
  - Presentations to management/customers can benefit from attractive real-time graphical demos

*Careful organization of the model in the beginning will greatly benefit the eventual real-time graphical demos*

# Starting A New Model

- To Start a new General-Blocks model:

Include reference to GenBlocks model library

- *File / Import by Reference*

- *\$CSIM\_MODEL\_LIBS/general\_blocks/Library.sim*

Begin drawing block diagrams

- The main file to include is *Library.sim*

- Lists and categorizes all models
- Includes *All.sim*

- The *All.sim* file contains all the block models

# Tricks to Speed Development



- Stepwise, “build a little, test a little” process works best
- Recommended flow for a new model
  - Import the required libraries and define all known top level variables and macros
  - Identify a small, well understood chunk of functionality
    - Implement, simulate and debug, and verify that the simulation results are as expected
  - Add another chunk; repeat
- Always work with the smallest model possible; use stubs whenever appropriate
- Use pop ups, event probes, process timelines, etc. to help verify connectivity

# Running Simulations Faster (Summary)

- For the fastest simulation turnaround:
  - Run nongraphically
  - Compile with optimization (O2)
  - Execute from the local /tmp directory
  - Direct stdout and stderr into a file
  - Run from the fastest machine available

# Running Simulations Faster (Details)

- Graphical simulations will run slower than nongraphical
- A running graphical simulation will run faster
  - while animation is turned off
  - By increasing the time display increment (slightly)
  - By directing terminal output to a file (stdout & stderr)
- You can build a faster graphical simulation
  - By turning off debugging (removing -g from gcc cmd)
  - By turning on optimization (adding -O2 to gcc cmd)
  - By copying all files to the local /tmp directory and executing there



# Running Simulations Faster (Details)


- Efficient simulations are *always* faster than inefficient simulations
  - Don't simulate anything that doesn't *need* to be simulated
    - Build times are proportional to the number of devices (boxes)
    - Simulation time is proportional to the number of device-events
  - Don't simulate a longer period than necessary
  - Don't simulate unnecessary details
  - Extraneous devices, inefficiently implemented models, etc. slow things down proportionately

# ugui



- Ugui is a tool developed to simplify the display of multi-file xgraph plots (an xgraph front end)
- Up to 16 files (data sets) may be combined into a single plot
- Each data set may have individual:
  - Colors
  - Line types
  - Point shapes
  - X and/or y shifts
  - X and/or Y scale factors
- Text and/or legend files can be included

File Name	Type	XScale	XShift	YScale	YShift	Color	Shape	Line
./Probe.NodeDl_util_Gavg.dat	Plot	1.0	-41	1.0	0.0	lt-gray	square	points
./Probe.NodeDl_util_avg.dat	Plot	1.0	0.0	1.0	0.0	lt-gray	circle	points
./Probe.NodeDl_occ_Gpk.dat	Plot	1.0	-42	0.5	0.0	pink	star	points
./Probe.NodeDl_occ_pk.dat	Plot	1.0	0.0	0.5	0.0	pink	star	points
./Probe.NodeDl_occ_Gavg.dat	Plot	1.0	-42	0.5	0.0	violet	triangle	points
./Probe.NodeDl_occ_avg.dat	Plot	1.0	0.0	0.5	0.0	violet	triangle	points
./Probe.NodeDl_resp_Gpk.dat	Plot	1.0	-42	1e3	0.0	orange	HkrGlass	points
./Probe.NodeDl_resp_pk.dat	Plot	1.0	0.0	1e3	0.0	orange	invTAngle	points
./Probe.NodeDl_util_IPP_Glo.dat	BarC	1.0	0.0	1.0	-100	yellow	square	lines
filename	Plot	1.0	0.0	1.0	0.0	fuchsia	square	lines
filename	Plot	1.0	0.0	1.0	0.0	fuchsia	square	lines
filename	Plot	1.0	0.0	1.0	0.0	fuchsia	square	lines
filename	Plot	1.0	0.0	1.0	0.0	fuchsia	square	lines
filename	Plot	1.0	0.0	1.0	0.0	fuchsia	square	lines
filename	Plot	1.0	0.0	1.0	0.0	fuchsia	square	lines
filename	Plot	1.0	0.0	1.0	0.0	fuchsia	square	lines
filename	Plot	1.0	0.0	1.0	0.0	fuchsia	square	lines



# Required Files


- Files required locally for initial build:
  - yourSimFile.sim, data\_structs.txt, and (for now) soc\_lib.c
    - The Library.sim and/or All.sim files are referenced from \$CSIM\_ROOT/model\_libs/general\_blocks
    - Controlled local library files (i.e. IMA\_Lib.sim) are referenced from their repositories
- Build-created files
  - sim.exe and top\_tab.dat are required
  - out.c and netinfo are not required
  - INTERMED\*.csim files indicate a problem
- Some models require input data files
  - Control\_Signal\_Generator, Arbitrary\_PulseTrain

# Required Files (cont)

- Ancillary tool-related files
  - xgraph
    - Output data files from CSIM (\*.dat)
    - Optional annotations/labeling data (title.doc)
  - tlpp (tlpp\_gui)
    - EventHist.dat, tlpp.com
  - ugui
    - Setups saved in a \*.raw file
    - Generates an xgraph\_plot.com file


# A More Complex Example

- Consider the drawn distributed system
- A Sensor and two other subsystems are attached to a Core Switch
- The Core Switch connects to four Edge Switches
- Each Edge Switch connects to a number of Nodes
- We are interested in the Processor Utilization, Latencies and other performance metrics
- What do the Multi Core and Limited Threads Models do for us in analyzing this system?




# Example System


## Top Level Block Diagram



# Details of Node\_2




# Details of Node\_2\_A\_Block





# Detail of A2-A1a-1



# Router Attribute Menus

The screenshot displays the CSIM GUI interface for editing a hardware graph. The main window shows a network diagram with several components:

- External Elements:** SPY (SPY\_V2), Gyro (Gyro), CEP (CEP), IFF (IFF), CSIH\_Infrastructure (Infrastructure), Backup2 (Backup2).
- Routers:** Co, Ed, R.
- Blade CPUs:** Node1 (Node\_1), Node2 (Node\_2), Node3 (Node\_3), WCS1 (CEC), WCS2 (CEC).

Two attribute menus are open over the diagram:

- Edit\_Box\_Properties\_popup:**
  - Module Properties:
  - Instance Name: Edge\_Router
  - Type-Name: Router\_V2\_4W\_Traffic
  - Buttons: Spec. Attri, Attributes, Docs, LifeCycle, OK, Cancel
- board\_popup:**
  - Object Attributes - For ALL Instances this Diagram
  - route\_AIS = p0
  - route\_WCS = p0
  - route\_Node1 = p1
  - route\_Node2 = p2
  - route\_Node3 = p3
  - Buttons: Default Attributes, Color, Icon, Orientation, OK, Dismiss

The GUI includes a menu bar (File, Edit, View, Options, Tools, Help), a toolbar (Draw Mode Palette, Properties, Open/Close Module, Zoom), and a taskbar at the bottom with icons for AMOD, BMDOAR, barclay, tmp, Office, Firefox, and EXIT.

# Application Attribute Menus

The screenshot displays the CSIM GUI interface for editing a hardware graph. The main window shows a complex network of interconnected modules including:

- TS2-IM\_UDP (IMA\_In\_IM\_UDP)**: A module with 'In' and 'Out' ports.
- Node2-IMa (Middleware\_V2)**: A module with 'In' and 'Out' ports.
- Latency\_I2 (SystemLatencyProbe)**: A probe module.
- TS2 (IMA\_Stageout\_Preempt)**: A module with 'Ready' and 'out2' ports.
- STM (IMA\_Stageout\_Preempt)**: A module with 'In' and 'Out' ports.
- ShMem1 (TS2-Box)**: A module with 'In' and 'Out' ports.
- Latency\_I3 (SystemLatencyProbe)**: A probe module.
- Pass\_A2 (Rand\_Switch\_Param)**: A module with 'in1', 'out\_p-1', and 'out\_p' ports.
- Size\_Msg\_A6 (InsertFieldParam)**: A module with 'in' and 'out1' ports.
- To\_AI-RIa-3 (Output\_Processing)**: A module with 'In' and 'Out' ports.
- Node2-RIa (Middleware\_V2)**: A module with 'In' and 'Out' ports.

Two dialog boxes are open over the graph:

- Edit\_Box\_Properties\_popup**: Shows 'Module Properties' for an instance named 'STM'. The 'Type-Name' is 'IMA\_Stageout\_Preempt'. It has tabs for 'Spec. Attri', 'Attributes', 'Docs', and 'LifeCycle'.
- board\_popup**: Shows 'Object Attributes - For ALL Instances this Diagram'. The attributes listed are:
  - PerTrackProcTime = 0.0 \* ms \* seng
  - PerMsgProcTime = 0.25 \* ms \* seng
  - ServiceMult = feng
  - FileName = EventHist\_file
  - ProbeLabel = STM
 It also has buttons for 'Default Attributes', 'Color', 'Icon', and 'Orientation'.

The GUI includes a menu bar (File, Edit, View, Options, Tools, Help), a toolbar, and a status bar at the bottom with icons for AMOD, BMDOAR, barclay, tmp, Office, and Firefox.

# New Models

A New Capability in General Blocks-based modeling

- Models can be Dynamic and Self Configuring
- Models can more accurately represent the actual behavior of networks

# Batcher/Unbatcher Models

- Generic\_Batcher and Generic\_UnBatcher
  - Developed to extend and simplify the GenericVector set of models (GVCreate, GVLen, Access\_GVector, Setup\_GVElem)
- Typically used to represent a set of small messages combined into a single large message
- Generic\_Batcher combines messages
- Generic\_UnBatcher separates messages
- Enables accurate measurement of end to end latencies

# Admin Model

- The Admin is a *scheduler*, oriented to distributing periodic tasks among a group of processors in a networked environment:
- Operation:
  - A message, containing a task name, is sent to the Admin to request initiation of the task. The “tasks” are typically comparable to a sequence diagram.
  - The admin uses the specified algorithm (four are currently supported) to assign the task to a processor. It updates its status table.
  - The admin sends a message to the assigned processor to notify it to accept a task of the specified type and ID
  - The processor interprets the message and starts the task.
  - At the completion of a task, the processor sends a message to the Admin to report the task completion.
  - The Admin updates its status table.

# Admin Task Assignment

- A file (task\_table.dat) defines:
  - Task names, processor names, scheduling algorithms and maximum task loading for each processor
- An example task table:

		CPU1	CPU2	CPU3	CPU4	CPU5	CPU6
tsk1	fill_u	8	7	0	0	7	8
tsk2	fill_d	5	0	0	0	0	5
tsk3	u_task	3	0	4	4	0	3
tsk4	u_all	5	2	6	6	2	5

# Sender/Receiver

- The Sender and Receiver models use named synchronons to “wirelessly” send data structures between points
- One to one, one to many, many to one and many to many configurations can be supported
- Typically used to distribute control signals, alarms and triggers



# Router Model

- Router has 16 bidirectional ports
  - Flexible specification of routing rules, i.e.
    - route\_24\_50\_20 = p5
    - route\_24\_50\_20\_7 = p1
    - route\_DEFAULT = p2
    - route\_3\_2\_1\_1\_0\_3\_7up = p1
    - route\_cabinet2\_card3\_cpu4 = p4
    - route\_24\_50\_F = p3
- Supports multicast publish, subscribe
  - multi\_w\_x\_y\_z = p1\_p2\_p3\_p4
- Supports dynamic subscribe/unsubscribe
  - subscribe\_24\_50\_20\_6 = p6\_p8
  - unsubscribe\_24\_50\_20\_1 = p13\_p14
- Can be used as data sorter/selector

# Router Enablers

- Used to create routing info:
  - Append\_Route\_List
  - Append\_String
  - Num\_to\_String
  - String\_to\_Num
- Used to split a full duplex link:
  - PortConvert

# Multi-Core Processor Model

- Developed to more accurately represent the execution of modern multi-core processors
  - Previous approaches (scaling application execution times) are inadequate
- Initially represented as ideal
- Currently, 1-16 cores can be represented
- Recently upgraded to include load-dependent performance degradation
- Speedup, as a function of active cores, specified as a table, i.e.,  $\text{Speedup}_2 = 1.5$

# Multi Core Model

- There are several (relatively) independent capabilities lumped under the heading Multi Core Model
  - Multi Core Model (basic)
  - “Amdahl” Performance Degradation Capability
  - Limited Thread Capability
  - Multi-part Thread Capability
  - “CoreLocked” Capability

# Multi Core Model (basic)



- The basic Multi Core Model enables the representation of multiple tasks executing simultaneously on a processor
- Model behavior:
  - Number of cores can be specified separately for all processors (i.e. MaxNumTasks)
  - Any task can execute on any core
  - No performance degradation modeled

# Multi Core Model (Amdahl)

The Amdahl model extends the basic model with generic performance degradation

- Not actually hard-wired to Amdahl's model
- The speedup behavior is specified in a table-like set of attributes, i.e., A80 is:
  - Speedup\_2 = 1.67
  - Speedup\_3 = 2.14
  - Speedup\_4 = 2.5
- Model behavior:

# Limited Thread Model

- The Limited Thread is an extension to the basic model
- The Multi Core model by itself does not specifically model software which is single threaded or otherwise limited
  - Handled indirectly through the specification of Speedup values
- If information regarding software limitations or system configuration are available, the Limited Thread Model can be used to specifically represent single threaded or otherwise limited threaded software
- The Multi Core Model and Limited Thread model are independent
- Operation of Limited Threads (LT)
  - Software which is limited is tagged with a set of attributes
  - When a message is received to initiate an execution, tags and status are checked; LTs may span multiple blocks
    - If this LT is not active, execution is started and the Active tag is set
    - If this LT is active, and this message does not represent the Active thread, the incoming message is queued; each identified LT has its own queue independent of all other queues
    - If this message represents the Active thread, it is started
    - When a thread exits, the Active tag is reset and the next thread is released


# Core Locked Model

- The Core Locked model enables the representation of threads (tasks, applications) that execute only on specific core(s)
- Any thread can be specified to execute on any or all of the available cores
- Specification of a thread (example):
  - NumLimitThrds = 7
  - Thread\_Name\_1 = DEF
  - Max\_Threads\_1 = 1
  - Max\_Thrd\_Prio\_1 = 3
  - Thrd\_Map\_1 = "1 3 4"




# Simple Example of Multi Core and Limited Thread Operation

- This simple model will illustrate the behavior.
- Four identical sequences of tasks are indicated by the columns of six colored boxes.
- Boxes of the same color (row) are in the same LT group
- Each column begins execution quickly (0.01 milliseconds) after the column to its left.




# Single Core Execution

- In the case of a Single Core, the task execution is fully sequential, from Block1 through Block24.
- The last block completes execution at T=4.8 seconds




# Ideal Four Core Execution

- In the case of the Ideal Four Core, the task execution is fully parallel
- The last block completes execution at  $T=1.2$  seconds




# Four Core, Amdahl = 0.8 Execution

- In the Four Core, Amdahl 0.8 case, the task execution is fully parallel
- The Amdahl slowdown is apparent
- The last block completes execution at
  - Speedup 4 = 2.5 for Amdahl 0.8, 4 core
  - $T = 4.8 / 2.5$  seconds
  - $T = 1.92$  seconds




# One Limited Thread Execution

- In the One Limited Thread case, the second row of tasks, Block5 through Block8 (orange boxes) represent single threaded software
- Amdahl slowdown is turned off
- The last block completes execution at 1.8 seconds




# One Limited Thread, Amdahl 0.8 Execution

- In the One Limited Thread, Amdahl 0.8 case, the second row of tasks, Block5 through Block8 (orange boxes) represent single threaded software
- Amdahl slowdown is set for Amdahl 0.8
- Note the load dependent dilation
- The last block completes execution at 2.4 seconds



# Service Models Dependencies



# SPP Model Capabilities

## • Original

- Priority
- Preemption
- Utilization
- Utilization Per Priority
- Occupancy
- Response


## • Added

- Process Timeline
- Self Test
- Multi Core (ideal)
- “Amdahl” Degradation
- Limited Thread
- Limited Thread Continuation
- Core Locking
- Utilization Per Core
- Utilization By Thread
- Utilization By Core
- Thread Queue Occupancy






# Recent CSIM Evolution



# General Blocks Data Flow



# Generic Development Flow

- Construct model
- Build simulation
- Execute simulation
- Review output data

